



INA101

High Accuracy INSTRUMENTATION AMPLIFIER

FEATURES

- LOW DRIFT: 0.25µV/°C max
- LOW OFFSET VOLTAGE: 25µV max
- LOW NONLINEARITY: 0.002%
- LOW NOISE: 13nV/√Hz
- HIGH CMR: 106dB AT 60Hz
- HIGH INPUT IMPEDANCE: 10¹⁰Ω
- 14-PIN PLASTIC, CERAMIC DIP, SOL-16, AND TO-100 PACKAGES


DESCRIPTION

The INA101 is a high accuracy instrumentation amplifier designed for low-level signal amplification and general purpose data acquisition. Three precision op amps and laser-trimmed metal film resistors are integrated on a single monolithic integrated circuit.

APPLICATIONS

- STRAIN GAGES
- THERMOCOUPLES
- RTDs
- REMOTE TRANSDUCERS
- LOW-LEVEL SIGNALS
- MEDICAL INSTRUMENTATION

The INA101 is packaged in TO-100 metal, 14-pin plastic and ceramic DIP, and SOL-16 surface-mount packages. Commercial, industrial and military temperature range models are available.



SPECIFICATIONS

ELECTRICAL


At +25°C with \pm 15VDC power supply and in circuit of Figure 1, unless otherwise noted.

	INA101AM, AG			INA101SM, SG		INA101CM, CG			INA101HP, KU				
PARAMETER	MIN	ТҮР	MAX	MIN	TYP	MAX	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
GAIN Range of Gain Gain Equation Error from Equation, DC ⁽¹⁾	1	G = 1 + (40k/R _G) ±(0.04 + 0.00016G -0.02/G)	1000 ±(0.1 + 0.0003G -0.05/G)	*	•	*	*	•	*		±(0.1 + 0.00015G)	* ±(0.3 + 0.0002G)	V/V V/V %
Gain Temp. Coefficient ⁽³⁾ G = 1 G = 10 G = 100 G = 1000 Nonlinearity, DC ⁽²⁾		2 20 22 22 ±(0.002 + 10 ⁻⁵ G)	5 100 110 110 ±(0.005 + 2 x 10⁻₅ G)		* * ±(0.001 +10 ⁻⁵ G)	* * ±(0.002 +10 ⁻⁵ G)		* 10 11 11 ±(0.001 +10 ⁻⁵ G)	* * ±(0.002 +10 ⁻⁵ G)		-0.05/G • • •	-0.10/G * * *	ppm/°C ppm/°C ppm/°C ppm/°C % of p-p FS
RATED OUTPUT Voltage Current Output Impedance Capacitive Load	±10 ±5	±12.5 ±10 0.2 1000		•	* * *		*	* * *		*	* * *		V mA Ω pF
INPUT OFFSET VOLTAGE Initial Offset at +25°C vs Temperature vs Supply vs Time		±(25 + 200/G) ±(1 + 20/G) ±(1 + 20/G)	±(50 + 400/G) ±(2 + 20/G)		±10+ 100/G) *	±(25 +200/G) ±(0.75 + 10/G)		±(10+ 100/G)	±(25 + 200/G) ±(0.25 + 10/G)		±(125 + 450/G) ±(2 + 20/G)	±(250 + 900/G)	μV μV/°C μV/V μV/mo
INPUT BIAS CURRENT Initial Bias Current (each input) vs Temperature vs Supply Initial Offset Current vs Temperature		± 15 ± 0.2 ± 0.1 ± 15 ± 0.5	±30 ±30		±10 * ±10 *	*		±5 • ±5 •	±20 ±20		•	*	nA nA/°C nA/V nA nA/°C
INPUT IMPEDANCE Differential Common-mode		10 ¹⁰ 3 10 ¹⁰ 3			*			*			*		Ω pF Ω pF
INPUT VOLTAGE RANGE Range, Linear Response CMR with $1k\Omega$ Source Imbalance DC to 60Hz, G = 1 DC to 60Hz, G = 10 DC to 60Hz, G = 100 to 1000	±10 80 96 106	±12 90 106 110		*	•		* * *	*		* 65 90 100	* 85 95 105		V dB dB dB
$\label{eq:spectral_states} \begin{array}{l} \mbox{INPUT NOISE} \\ \mbox{Input Voltage Noise} \\ f_B = 0.01Hz \mbox{ to 10Hz} \\ \mbox{Density}, \mbox{G} = 1000 \\ f_O = 10Hz \\ f_O = 10Hz \\ f_O = 10Hz \\ f_B = 0.01Hz \mbox{ to 10Hz} \\ \mbox{Density} \\ f_O = 10Hz \\ f_O$		0.8 18 15 13 50 0.8 0.46 0.35											μV, p-p nV/\ <u>Hz</u> nV/\ <u>Hz</u> nV/\ <u>Hz</u> pA, p-p pA/\ <u>Hz</u> pA/\ <u>Hz</u>
$\begin{array}{c} \text{DYNAMIC RESPONSE} \\ \text{Small Signal, \pm 3\text{dB} \text{ Flatness} \\ \text{G} = 1 \\ \text{G} = 10 \\ \text{G} = 100 \\ \text{G} = 100 \\ \text{Small Signal, } \pm 1\% \text{ Flatness} \\ \text{G} = 1 \\ \text{G} = 100 \\ \text{G} = 100 \\ \text{G} = 100 \\ \text{G} = 100 \\ \text{Full Power, } \text{G} = 1 \text{ to } 100 \\ \text{Slew Rate, } \text{G} = 1 \text{ to } 100 \\ \text{Slew Rate, } \text{G} = 1 \text{ to } 100 \\ \text{Settling Time (0.1\%)} \\ \text{G} = 1 \\ \text{G} = 100 \\ \text{G} = 100 \\ \text{Settling Time (0.01\%)} \\ \text{G} = 1 \\ \text{G} = 100 \\ \text{G} = 1000 \\ \text{G} = 100 \\ \text{G} = 10 \\ \text{G} = 100 \\ \text{G} = 100 \\ \text{G} = 10 \\ \text{G} = 10$	0.2	300 140 25 2.5 20 10 1 200 6.4 0.4 30 40 350 30 50 500	40 55 470 45 70 650	-									kHz kHz kHz kHz kHz kHz kHz Hz kHz μs μs μs μs μs μs μs
POWER SUPPLY Rated Voltage Voltage Range Current, Quiescent ⁽²⁾	±5	±15 ±6.7	±20 ±8.5	*	*	*	*	×	*	*	*	*	V V mA
TEMPERATURE RANGE ⁽⁵⁾ Specification Operation Storage	-25 -55 -65		+85 +125 +150	-55 *		+125 *	* *		*	0 -25 -40		+70 +85 +85	°C °C °C

* Specifications same as for INA101AM, AG. NOTES: (1) Typically the tolerance of R_G will be the major source of gain error. (2) Nonlinearity is the maximum peak deviation from the best straight-line as a percentage of peak-to-peak full scale output. (3) Not including the TCR of R_G . (4) Adjustable to zero at any one gain. (5) θ_{JC} output stage = 113°C/W, θ_{JC} quiescent circuitry = 19°C/W, θ_{CA} = 83°C/W.



PIN CONFIGURATIONS



ORDERING INFORMATION

PRODUCT	PACKAGE	TEMPERATURE RANGE
INA101AM	10-Pin Metal TO-100	-25°C to +85°C
INA101CM	10-Pin Metal TO-100	–25°C to +85°C
INA101AG	14-Pin Ceramic DIP	–25°C to +85°C
INA101CG	14-Pin Ceramic DIP	-25°C to +85°C
INA101HP	14-Pin Plastic DIP	0°C to +70°C
INA101KU	SOL-16 Surface-Mount	0°C to +70°C
INA101SG	14-Pin Ceramic DIP	–55°C to +125°C
INA101SM	10-Pin Metal TO-100	–55°C to +125°C

PACKAGE INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
INA101AM	10-Pin Metal TO-100	007
INA101CM	10-Pin Metal TO-100	007
INA101AG	14-Pin Ceramic DIP	169
INA101CG	14-Pin Ceramic DIP	169
INA101HP	14-Pin Plastic DIP	010
INA101KU	SOL-16 Surface-Mount	211
INA101SG	14-Pin Ceramic DIP	169
INA101SM	10-Pin Metal TO-100	007

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage Power Dissipation Input Voltage Range Output Short Circuit (to ground) Operating Temperature M, G Package P, U Package	
Storage Temperature M, G Package	
P, U Package	
Lead Temperature (soldering, 10s) M, G, P Package	
Lead Temperature (wave soldering, 3s) U Package	+260°C

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.





INA101


TYPICAL PERFORMANCE CURVES


At +25°C, V_{CC} = \pm 15V unless otherwise noted.



















TYPICAL PERFORMANCE CURVES (CONT)

At +25°C, V_{CC} = ±15V unless otherwise noted.







APPLICATION INFORMATION

Figure 1 shows the basic connections required for operation of the INA101. (Pin numbers shown are for the TO-100 metal package.) Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins as shown.

The output is referred to the output Common terminal which is normally grounded. This must be a low-impedance connection to assure good common-mode rejection. A resistance greater than 0.1Ω in series with the Common pin will cause common-mode rejection to fall below 106dB.

SETTING THE GAIN

Gain of the INA101 is set by connecting a single external resistor, R_G :

$$G = 1 + \frac{40k\Omega}{R_{G}}$$
(1)

The $40k\Omega$ term in equation (1) comes from the sum of the two internal feedback resistors. These are on-chip metal film resistors which are laser trimmed to accurate absolute values. The accuracy and temperature coefficient of these resistors are included in the gain accuracy and drift specifications of the INA101.

The stability and temperature drift of the external gain setting resistor, R_G , also affects gain. R_G 's contribution to gain accuracy and drift can be directly inferred from the gain equation (1). Low resistor values required for high gain can make wiring resistance important. Sockets add to the wiring resistance which will contribute additional gain error (possibly an unstable gain error) in gains of approximately 100 or greater. The gain sense connections on the DIP and SOL-16 packages (see Figure 2) reduce the gain error produced by wiring or socket resistance.



OFFSET TRIMMING

The INA101 is laser trimmed for low offset voltage and drift. Most applications require no external offset adjustment. Figure 2 shows connection of an optional potentiometer connected to the Offset Adjust pins for trimming the input offset voltage. (Pin numbers shown are for the DIP package.) Use this adjustment to null the offset voltage in high gain (G \geq 100) with both inputs connected to ground. Do not use this adjustment to null offset produced by the source or other system offset since this will increase the offset voltage drift by $0.3\mu V/^{\circ}C$ per 100 μV of adjusted offset.

Offset of the output amplifier usually dominates when the INA101 is used in unity gain (G = 1). The output offset

voltage can be adjusted with the optional trim circuit connected to the Common pin as shown in Figure 2. The voltage applied to Common terminal is summed with the output. Low impedance must be maintained at this node to assure good common-mode rejection. The op amp connected as a buffer provides low impedance.

THERMAL EFFECTS ON OFFSET VOLTAGE

To achieve lowest offset voltage and drift, prevent air currents from circulating near the INA101. Rapid changes in temperature will produce a thermocouple effect on the package leads that will degrade offset voltage and drift. A shield or cover that prevents air currents from flowing near the INA101 will assure best performance.




FIGURE 1. Basic Connections.




FIGURE 2. Optional Trimming of Input and Output Offset Voltage.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.